aleph/lkl_linux
1
0
Fork 0
mirror of https://github.com/lkl/linux.git synced 2025-12-19 16:13:19 +09:00
Code Issues Packages Projects Releases Wiki Activity

dt-bindings: clock: qcom,gcc-sdx65: drop core_bi_pll_test_se

Browse Source 
The test clock apparently it's not used by anyone upstream. Remove it.

Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20221228185237.3111988-4-dmitry.baryshkov@linaro.org
This commit is contained in:
Dmitry Baryshkov
2022-12-28 20:52:24 +02:00
committed by Bjorn Andersson
parent 5fe4abe32e
commit 3727ce670b
1 changed files with 2 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
Documentation/devicetree/bindings/clock/qcom,gcc-sdx65.yaml
View File

@@ -26,8 +26,6 @@ properties:
- description: Sleep clock source - description: Sleep clock source
- description: PCIE Pipe clock source - description: PCIE Pipe clock source
- description: USB3 phy wrapper pipe clock source - description: USB3 phy wrapper pipe clock source
- description: PLL test clock source (Optional clock)
minItems: 5
clock-names: clock-names:
items: items:
@@ -36,8 +34,6 @@ properties:
- const: sleep_clk - const: sleep_clk
- const: pcie_pipe_clk - const: pcie_pipe_clk
- const: usb3_phy_wrapper_gcc_usb30_pipe_clk - const: usb3_phy_wrapper_gcc_usb30_pipe_clk
- const: core_bi_pll_test_se # Optional clock
minItems: 5
required: required:
- compatible - compatible
@@ -56,9 +52,9 @@ examples:
compatible = "qcom,gcc-sdx65"; compatible = "qcom,gcc-sdx65";
reg = <0x100000 0x1f7400>; reg = <0x100000 0x1f7400>;
clocks = <&rpmhcc RPMH_CXO_CLK>, <&rpmhcc RPMH_CXO_CLK_A>, <&sleep_clk>, clocks = <&rpmhcc RPMH_CXO_CLK>, <&rpmhcc RPMH_CXO_CLK_A>, <&sleep_clk>,
<&pcie_pipe_clk>, <&usb3_phy_wrapper_gcc_usb30_pipe_clk>, <&pll_test_clk>; <&pcie_pipe_clk>, <&usb3_phy_wrapper_gcc_usb30_pipe_clk>;
clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk",
"pcie_pipe_clk", "usb3_phy_wrapper_gcc_usb30_pipe_clk", "core_bi_pll_test_se"; "pcie_pipe_clk", "usb3_phy_wrapper_gcc_usb30_pipe_clk";
#clock-cells = <1>; #clock-cells = <1>;
#reset-cells = <1>; #reset-cells = <1>;
#power-domain-cells = <1>; #power-domain-cells = <1>;